

**Notice of References Cited**

Application/Control No.

09/483,321

Applicant(s)/Patent Under  
Reexamination  
SWOBODA, GARY L.

Examiner

Samarina Makhdoom

Art Unit

2123

Page 1 of 1

**U.S. PATENT DOCUMENTS**

| * |   | Document Number<br>Country Code-Number-Kind Code | Date<br>MM-YYYY | Name                   | Classification |
|---|---|--|-----------------|------------------------|----------------|
|   | A | US-6,378,090 ✓                                   | 04-2002         | Bhattacharya, Debashis | 712/38         |
|   | B | US-6,446,230 ✓                                   | 09-2002         | Chung, Sung Soo        | 714/26         |
|   | C | US-  |                 |                        |                |
|   | D | US-  |                 |                        |                |
|   | E | US-  |                 |                        |                |
|   | F | US-  |                 |                        |                |
|   | G | US-  |                 |                        |                |
|   | H | US-  |                 |                        |                |
|   | I | US-  |                 |                        |                |
|   | J | US-  |                 |                        |                |
|   | K | US-  |                 |                        |                |
|   | L | US-  |                 |                        |                |
|   | M | US-  |                 |                        |                |

**FOREIGN PATENT DOCUMENTS**

| * |   | Document Number<br>Country Code-Number-Kind Code | Date<br>MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
|   | N |  |                 |         |      |                |
|   | O |  |                 |         |      |                |
|   | P |  |                 |         |      |                |
|   | Q |  |                 |         |      |                |
|   | R |  |                 |         |      |                |
|   | S |  |                 |         |      |                |
|   | T |  |                 |         |      |                |

**NON-PATENT DOCUMENTS**

| * |   | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)   |
|---|---|---|
|   | U | Landis, D.L.; Singh, P., "Optimal placement of IEEE 1149.1 test port and boundary scan resources for wafer scale integration," Proceedings of the International Test Conference, 1990 Pages: 120 -126 ✓ |
|   | V | Fitch, K.D.; Kane, J., "Application of boundary-scan and full-chip BIST to a 3 ASIC chip set," Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 1991, Pages: 17.5/1 -17.5/4. ✓       |
|   | W | Andrews, J., "An embedded JTAG, system test architecture," Electro/94 International Conference Proceedings. Combined Volumes, 199, Page(s): 691 -695. ✓   |
|   | X |   |

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.